

BCA-206P

ADVANCED PROFESSIONAL COMMUNICATION LAB

L T P
0 0 2

LIST OF PRACTICALS

1. Technical GD – I
2. Technical GD – II
3. Body Language at Workplace
4. Paper presentation techniques for Workshop and Seminars
5. Personality Test
6. Technical Presentation – I
7. Technical Presentation – II
8. Preparations for Personal Interview

Reference Books:

1. Pronouncing Dictionary by Daniel Jones
2. A Textbook of English Phonetics for Indian Students by T. Balasubramanian



Write Program in C for the following:

1. Arrays
 - a. To implement addition of two 2D arrays.
 - b. To implement multiplication of two 2D arrays.
2. To implement Singly Linked List
3. Stack
 - a. To implement stack using array.
 - b. To implement stack using linked list.
4. Queue
 - a. To implement queue using array.
 - b. To implement queue using linked list.
5. To implement binary tree using linked list.
6. To implement binary search tree using linked list.
7. To implement tree traversals using linked list.
8. Graph Traversal
 - a. To implement BFS using linked list.
 - b. To implement DFS using linked list.
9. To implement Binary Search.
10. To implement Bubble Sorting.
11. To implement Selection Sorting.
12. To implement Insertion Sorting.



BCA-208P

DIGITAL ELECTRONICS AND COMPUTER ORGANIZATION LAB

L T P
0 0 2

Note: Minimum ten experiments are to be performed from the following list.

1. Nomenclature of digital ICs, specifications, study of the data sheet, Concept of Vcc and ground, verification of the truth tables of logic gates using TTL ICs.
2. Realization of basic gates using Universal logic gates.
3. Implementation of the given Boolean function using logic gates in both SOP and POS forms.
4. Verification of state tables of RS, JK, T and D flip-flops using NAND & NOR gates.
5. Decoder/Encoder
 - a. Implementation and verification of Decoder using logic gates.
 - b. Implementation and verification of Encoder using logic gates.
6. Implementing HALF ADDER, FULL ADDER using basic logic gates.
7. Multiplexer/ Demultiplexer
 - a. Implementation of 4:1 multiplexer using logic gates.
 - b. Implementation of 1:4 demultiplexer using logic gates.
8. Implementation of 4-bit parallel adder using 7483 IC.
9. Universal Shift Register
 - a. Realization of Universal Shift Register using JK flip-flops & logic gates.
 - b. Realization of Universal Shift Register using multiplexer & flip-flops.
10. Counters
 - a. Design, and verify the 4-bit synchronous counter.
 - b. Design, and verify the 4-bit asynchronous counter.
11. Design of an 8-bit ARITHMETIC LOGIC UNIT.
12. Design the data path of a computer from its register transfer language description.

